View HYB18T1G400AF_4882534.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

February 2007
HYS72T128001HR-5-A HYS72T256000HR-[3S/3.7/5]-A
240-Pin Registered DDR SDRAM Modules RDIMM DDR2 SDRAM RoHS Compliant
Internet Data Sheet
Rev. 1.4
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
HYS72T128001HR-5-A, HYS72T256000HR-[3S/3.7/5]-A Revision History: 2007-02, Rev. 1.4 Page All All All Subjects (major changes since last revision) Adapted internet edition Added HYS72T256000HR-3S-A: Updated Ordering Information, Block Diagrams, IDD Currents, SPD Codes Qimonda Update Added HYS72T128001HR-5-A: Updated Ordering Information, Block Diagrams, IDD Currents, SPD Codes and Package Outlines accordingly 5 20 29 28, 32 35 Added High Temperature Self refresh to Feature List, Operating Temperature and to SPD Codes Changed footnote 1 (Table 9) into "Attention" Added footnote 2 to IDD Currents (Table 18) SPD Codes updated Package Outline figure updated
Previous Revision: Rev. 1.31, 2006-09 Previous Revision: Rev. 1.3, 2006-01
Previous Revision: Rev. 1.2, 2005-08
We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda.com
qag_techdoc_rev400 / 3.2 QAG / 2006-08-01 03062006-GD6J-14FP
2
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
1
Overview
This chapter gives an overview of the 240-Pin Registered DDR SDRAM Modules product family and describes its main characteristics.
1.1
Features
* Auto Refresh (CBR) and Self Refresh * Average Refresh Period 7.8 s at a TCASE lower than 85 C, 3.9 s between 85 C and 95 C * Programmable self refresh rate via EMRS2 setting * All inputs and outputs SSTL_18 compatible * Off-Chip Driver Impedance Adjustment (OCD) and On-Die Termination (ODT) * Serial Presence Detect with E2PROM * RDIMM Dimensions (nominal): 30,00 mm high, 133.35 mm wide * Based on JEDEC standard reference card layouts Raw Card "A-F" and "C-H" * RoHS compliant products1)
* 240-Pin PC2-4200 and PC2-3200 DDR2 SDRAM memory modules for PC, Workstation and Server main memory applications. * One rank 128M x72, 256M x72 module organization and 128M x 8, 256M x4 chip organization * Standard Double-Data-Rate-Two Synchronous DRAMs (DDR2 SDRAM) with a single + 1.8 V ( 0.1 V) power supply * 1 and 2 GByte module built with 1 Gbit DDR2 SDRAMs in P-TFBGA-68 chipsize packages. * All speed grades faster than DDR2-400 comply with DDR2-400 timing specifications as well. * Programmable CAS Latencies (3, 4 & 5), Burst Length (4 & 8) and Burst Type
TABLE 1
Performance Table
Product Type Speed Code Speed Grade Max. Clock Frequency @CL5 @CL4 @CL3 Min. RAS-CAS-Delay Min. Row Precharge Time Min. Row Active Time Min. Row Cycle Time -3S PC2-5300 5-5-5 -3.7 PC2-4200 4-4-4 266 266 200 15 15 45 60 -5 PC2-3200 4-4-4 200 200 200 15 15 40 55 Unit -- MHz MHz MHz ns ns ns ns
fCK5 fCK4 fCK3 tRCD tRP tRAS tRC
333 266 200 15 15 45 60
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.
Rev. 1.4, 2007-02 03062006-GD6J-14FP
3
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
1.2
Description
signals are re-driven on the DIMM using register devices and a PLL for the clock distribution. This reduces capacitive loading to the system bus, but adds one cycle to the SDRAM timing. Decoupling capacitors are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E2PROM device using the 2-pin I2C protocol. The first 128 bytes are programmed with configuration data and the second 128 bytes are available to the customer.
The Qimonda HYS72T[128/256]00xHR-[3S/3.7/5]-A module family are Registered DIMM modules with 30,0 mm height based on DDR2 technology. DIMMs are available as ECC modules in 128M x72 (1 GByte) and 256M x72 (2 GByte) organization and density, intended for mounting into 240-Pin connector sockets. The memory array is designed with 1-Gbit Double-Data-RateTwo (DDR2) Synchronous DRAMs. All control and address
TABLE 2
Ordering Information for RoHS Compliant Products
Product Type1) PC2-5300 HYS72T256000HR-3S-A PC2-4200 HYS72T256000HR-3.7-A PC2-3200 HYS72T128001HR-5-A HYS72T256000HR-5-A 1GB 1Rx8 PC2-3200R-333-12-F0 2GB 1Rx4 PC2-3200R-333-11-H0 1 Rank, ECC 1 Rank, ECC 1 Gbit (x8) 1 Gbit (x4) 2GB 1Rx4 PC2-4200R-444-11-H0 1 Rank, ECC 1 Gbit (x4) 2GB 1Rx4 PC2-5300R-444-11-H0 1 Rank, ECC 1 Gbit (x4) Compliance Code2) Description SDRAM Technology
1) All Product Types end with a place code, designating the silicon die revision. Example: HYS72T256000HR-3.7-A, indicating Rev. "A" dies are used for DDR2 SDRAM components. For all Qimonda DDR2 module and component nomenclature see Chapter 6 of this data sheet. 2) The Compliance Code is printed on the module label and describes the speed grade, for example "PC2-4200R-444-11-H0", where 4200R means Registered DIMM modules with 4.26 GB/sec Module Bandwidth and "444-11" means Column Address Strobe (CAS) latency = 4, Row Column Delay (RCD) latency = 4 and Row Precharge (RP) latency = 4 using the latest JEDEC SPD Revision 1.1 and produced on the Raw Card "F"
TABLE 3
Address Format
DIMM Density 1 GB 2 GB Module Organization 128M x72 256M x72 Memory Ranks 1 1 ECC/ Non-ECC ECC ECC # of SDRAMs # of row/bank/column bits 9 18 14/3/11 14/3/11 Raw Card A-F C-H
Rev. 1.4, 2007-02 03062006-GD6J-14FP
4
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
TABLE 4
Components on Modules
Product Type1) HYS72T128001HR HYS72T256000HR DRAM Components1) HYB18T1G800AF HYB18T1G400AF DRAM Density 1 Gbit 1 Gbit DRAM Organisation 128M x8 256M x4 Note
2) 2)
1) Green Product 2) For a detailed description of all functionalities of the DRAM components on these modules see the component data sheet.
Rev. 1.4, 2007-02 03062006-GD6J-14FP
5
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
2
2.1
Pin Configuration
Pin Configuration
and Table 7 respectively. The pin numbering is depicted in Figure 1.
The pin configuration of the Registered DDR2 SDRAM DIMM is listed by function in Table 5 (240 pins). The abbreviations used in columns Pin and Buffer Type are explained in Table 6
TABLE 5
Pin Configuration of RDIMM
Ball No. Clock Signals 185 186 52 171 CK0 CK0 CKE0 CKE1 NC Control Signals 193 76 S0 S1 NC 192 74 73 18 Address Signals 71 190 54 BA0 BA1 BA2 NC I I I I SSTL SSTL SSTL SSTL Bank Address Bus 2 Greater than 512Mb DDR2 SDRAMS Not Connected Less than 1Gb DDR2 SDRAMS Bank Address Bus 1:0 RAS CAS WE RESET I I NC I I I I SSTL SSTL -- SSTL SSTL SSTL CMOS Register Reset Chip Select Rank 1:0 Note: 2-Ranks module Not Connected Note: 1-Rank module Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE) I I I I NC SSTL SSTL SSTL SSTL -- Clock Enables 1:0 Note: 2-Ranks module Not Connected Note: 1-Rank module Clock Signal CK0, Complementary Clock Signal CK0 Name Pin Type Buffer Type Function
Rev. 1.4, 2007-02 03062006-GD6J-14FP
6
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Ball No. 188 183 63 182 61 60 180 58 179 177 70 57 176 196
Name A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 AP A11 A12 A13 NC
Pin Type I I I I I I I I I I I I I I I NC I NC I NC
Buffer Type SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL -- SSTL -- SSTL --
Function Address Bus 12:0, Address Signal 10/AutoPrecharge
Address Signal 13 Not Connected Note: Non CA parity modules based on 256 Mbit component Address Signal 14 Note: CA Parity module Not Connected Note: Non CA parity module. Less than 1 GBit per DRAM die. Address Signal 14 Note: CA Parity module Not Connected Note: Non CA parity module. Less than 1 GBit per DRAM die.
174
A14 NC
173
A15 NC
Rev. 1.4, 2007-02 03062006-GD6J-14FP
7
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Ball No. Data Signals 3 4 9 10 122 123 128 129 12 13 21 22 131 132 140 141 24 25 30 31 143 144 149 150 33 34 39 40 152 153 158 159 80 81 86 87 199 200 205
Name
Pin Type I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
Buffer Type SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL
Function
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38
Data Bus 63:0
Rev. 1.4, 2007-02 03062006-GD6J-14FP
8
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Ball No. 206 89 90 95 96 208 209 214 215 98 99 107 108 217 218 226 227 110 111 116 117 229 230 235 236 Check Bits 42 43 48 49 161 162 167 168
Name DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 CB0 CB1 CB2 CB3 CB4 CB5 CB6 CB7
Pin Type I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
Buffer Type SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL
Function Data Bus 63:0
Check Bits 7:0 Note: NC on Non-ECC module
Rev. 1.4, 2007-02 03062006-GD6J-14FP
9
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Ball No. Data Strobe Bus 7 6 16 15 28 27 37 36 84 83 93 92 105 104 114 113 46 45 125 126 134 135 146 147 155 156 202 203 211 212 223 224 232 233 164 165
Name
Pin Type I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
Buffer Type SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL
Function
DQS0 DQS0 DQS1 DQS1 DQS2 DQS2 DQS3 DQS3 DQS4 DQS4 DQS5 DQS5 DQS6 DQS6 DQS7 DQS7 DQS8 DQS8 DQS9 DQS9 DQS10 DQS10 DQS11 DQS11 DQS12 DQS12 DQS13 DQS13 DQS14 DQS14 DQS15 DQS15 DQS16 DQS16 DQS17 DQS17
Data Strobes 17:0
Rev. 1.4, 2007-02 03062006-GD6J-14FP
10
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Ball No. Data Mask 125 134 146 155 202 211 223 232 164 EEPROM 120 119 239 240 101 Parity 55 Power Supplies 1 238 51, 56, 62, 72, 75, 78, 170, 175, 181, 191, 194
Name
Pin Type I I I I I I I I I I I/O I I I O I AI PWR PWR
Buffer Type SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL CMOS OD CMOS CMOS CMOS CMOS CMOS -- -- --
Function
DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 DM8 SCL SDA SA0 SA1 SA2 ERR_OUT PAR_IN
Data Masks 8:0 Note: x8 based module
Serial Bus Clock Serial Bus Data Serial Address Select Bus 2:0
Parity bits
VREF VDDSPD VDDQ
I/O Reference Voltage EEPROM Power Supply I/O Driver Power Supply
53, 59, 64, 67, 69, VDD 172, 178, 184, 187, 189, 197 2, 5, 8, 11, 14, 17, VSS 20, 23, 26, 29, 32, 35, 38, 41, 44, 47, 50, 65, 66, 79, 82, 85, 88, 91, 94, 97, 100, 103, 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151, 154, 157, 160, 163, 166, 169, 198, 201, 204, 207, 210, 213, 216, 219, 222, 225, 228, 231, 234, 237
PWR
--
Power Supply
GND
--
Ground Plane
Rev. 1.4, 2007-02 03062006-GD6J-14FP
11
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Ball No. Other Pins
Name
Pin Type NC
Buffer Type --
Function
19, 55, 68, 102, NC 137, 138, 173, 220, 221 195 77 ODT0 ODT1 NC
Not connected
I I NC
SSTL SSTL --
On-Die Termination Control 1:0 Note: 2-Ranks module Note: 1-Rank modules
TABLE 6
Abbreviations for Buffer Type
Abbreviation SSTL CMOS OD Description Serial Stub Terminated Logic (SSTL_18) CMOS Levels Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.
TABLE 7
Abbreviations for Pin Type
Abbreviation I O I/O AI PWR GND NU NC Description Standard input-only pin. Digital levels. Output. Digital levels. I/O is a bidirectional input/output signal. Input. Analog levels. Power Ground Not Usable Not Connected
Rev. 1.4, 2007-02 03062006-GD6J-14FP
12
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
FIGURE 1
Pin Configuration for RDIMM (240 pins)
Rev. 1.4, 2007-02 03062006-GD6J-14FP
13
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
3
3.1
Electrical Characteristics
Absolute Maximum Ratings
TABLE 8
Absolute Maximum Ratings
Parameter
Symbol
Values Min. Max. 2.3 2.3 2.3 95
Unit
Note/Test Condition
Voltage on any pins relative to VSS Voltage on VDD relative to VSS Voltage on VDDQ relative to VSS Storage Humidity (without condensation)
VIN, VOUT VDD VDDQ HSTG
-0.5 -1.0 -0.5 5
V V V %
Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.
Rev. 1.4, 2007-02 03062006-GD6J-14FP
14
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
3.2
DC Operating Conditions
TABLE 9
Operating Conditions
Parameter
Symbol
Values Min. Max. +55 +95 +100 +105 90
Unit
Note
DIMM Module Operating Temperature Range (ambient) DRAM Component Case Temperature Range Storage Temperature Barometric Pressure (operating & storage) Operating Humidity (relative)
TOPR TCASE TSTG PBar HOPR
0 0 -55 +69 10
C C C kPa %
1) 2)3)4)5)
6)
1) When operating this product in the 85 C to 95 C TCASE temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". When the High Temperature Self Refresh is enabled there is an increase of IDD6 by approximately 50 % 2) DRAM Component Case Temperature is the surface temperature in the center on the top side of any of the DRAMs. 3) Within the DRAM Component Case Temperature range all DRAM specification will be supported. 4) Above 85 C DRAM case temperature the Auto-Refresh command interval has to be reduced to tREFI = 3.9 s. 5) Self-Refresh period is hard-coded in the DRAMs and therefore it is imperative that the system ensures the DRAM is below 85 C case temperature before initiating self-refresh operation. 6) Up to 3000 m
TABLE 10
Supply Voltage Levels and DC Operating Conditions
Parameter Symbol Values Min. Device Supply Voltage Output Supply Voltage Input Reference Voltage SPD Supply Voltage DC Input Logic High DC Input Logic Low Typ. 1.8 1.8 0.5 x VDDQ -- -- -- Max. 1.9 1.9 0.51 x VDDQ 3.6 V V V V V V
3) 1) 2)
Unit
Note
In / Output Leakage Current -5 -- 5 A 1) Under all conditions, VDDQ must be less than or equal to VDD 2) Peak to peak AC noise on VREF may not exceed 2% VREF (DC).VREF is also expected to track noise in VDDQ. 3) Input voltage for any connector pin under test of 0 V VIN VDDQ + 0.3 V; all other pins at 0 V. Current is per pin
VDD VDDQ VREF VDDSPD VIH(DC) VIL (DC) IL
1.7 1.7 0.49 x VDDQ 1.7
VREF + 0.125
- 0.30
VDDQ + 0.3 VREF - 0.125
Rev. 1.4, 2007-02 03062006-GD6J-14FP
15
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
3.3
AC Characteristics
3.3.1
Speed Grades Definitions
TABLE 11
Speed Grade Definition
Speed Grade QAG Sort Name CAS-RCD-RP latencies Parameter Clock Frequency @ CL = 3 @ CL = 4 @ CL = 5 Row Active Time Row Cycle Time RAS-CAS-Delay Row Precharge Time Symbol
DDR2-667 -3S 5-5-5 Min. 5 3.75 3 45 60 15 15 Max. 8 8 8 70000 -- -- --
DDR2-533C -3.7 4-4-4 Min. 5 3.75 3.75 45 60 15 15 Max. 8 8 8 70000 -- -- --
DDR2-400B -5 3-3-3 Min. 5 5 5 40 55 15 15 Max. 8 8 8 70000 -- -- --
Unit
Note
tCK
-- ns ns ns ns ns ns ns
1)2)3)4) 1)2)3)4) 1)2)3)4) 1)2)3)4)5) 1)2)3)4) 1)2)3)4) 1)2)3)4)
tCK tCK tCK tRAS tRC tRCD tRP
1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements" 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode. 3) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 4) The output timing reference voltage level is VTT. 5) tRAS.MAX is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x tREFI.
3.3.2
AC Timing Parameters
TABLE 12
DRAM Component Timing Parameter by Speed Grade - DDR2-667
Parameter
Symbol
DDR2-667 Min. Max. +450 -- 0.52 8000
Unit
Note1)2)3)4)5)6)7)
8)
DQ output access time from CK / CK CAS to CAS command delay Average clock high pulse width Average clock period
tAC tCCD tCH.AVG tCK.AVG
-450 2 0.48 3000
ps nCK
9)
tCK.AVG
ps
10)11)
Rev. 1.4, 2007-02 03062006-GD6J-14FP
16
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Parameter
Symbol
DDR2-667 Min. Max. -- 0.52 -- -- -- -- +400 -- -- 240 +0.25 -- -- -- __
Unit
Note1)2)3)4)5)6)7)
8)
CKE minimum pulse width ( high and low pulse width) Average clock low pulse width
tCKE
3 0.48 WR + tnRP
nCK
12)
tCL.AVG Auto-Precharge write recovery + precharge time tDAL Minimum time clocks remain ON after CKE tDELAY
asynchronously drops LOW DQ and DM input hold time
tCK.AVG
nCK ns ps
1)1) 13)14)
tIS + tCK .AVG + tIH
175 0.35 -400 0.35 0.35 -- -0.25 100 0.2 0.2 Min(tCH.ABS, tCL.ABS) -- 275 0.6 200 2 x tAC.MIN
tDH.BASE DQ and DM input pulse width for each input tDIPW DQS output access time from CK / CK tDQSCK DQS input high pulse width tDQSH DQS input low pulse width tDQSL DQS-DQ skew for DQS & associated DQ signals tDQSQ DQS latching rising transition to associated clock tDQSS
edges DQ and DM input setup time DQS falling edge hold time from CK DQS falling edge to CK setup time CK half pulse width Data-out high-impedance time from CK / CK
19)20)15)
tCK.AVG
ps
9)
tCK.AVG tCK.AVG
ps
16) 17)
tCK.AVG
ps
tDS.BASE tDSH tDSS tHP
18)19)20) 17) 17) 21)
tCK.AVG tCK.AVG
ps ps ps
tHZ Address and control input hold time tIH.BASE Control & address input pulse width for each input tIPW Address and control input setup time tIS.BASE DQ low impedance time from CK/CK tLZ.DQ DQS/DQS low-impedance time from CK / CK tLZ.DQS MRS command to ODT update delay tMOD Mode register set command cycle time tMRD OCD drive mode output delay tOIT DQ/DQS output hold time from DQS tQH DQ hold skew factor tQHS Read preamble tRPRE Read postamble tRPST Internal Read to Precharge command delay tRTP Write preamble tWPRE Write postamble tWPST Write recovery time tWR Internal write to read command delay tWTR Exit power down to read command tXARD Exit active power-down mode to read command tXARDS
(slow exit, lower power)
tAC.MAX
-- -- --
9)22) 25)23)
tCK.AVG
ps ps ps ns nCK ns ps ps
1) 26) 27) 28)29) 28)30) 31) 24)25) 9)22) 9)22) 1)
tAC.MIN
0 2 0
tAC.MAX tAC.MAX
12 -- 12 -- 340 1.1 0.6 -- -- 0.6 -- -- -- --
tHP - tQHS
-- 0.9 0.4 7.5 0.35 0.4 15 7.5 2 7 - AL
tCK.AVG tCK.AVG
ns
tCK.AVG tCK.AVG
ns ns nCK nCK
31) 31)32)
Rev. 1.4, 2007-02 03062006-GD6J-14FP
17
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Parameter
Symbol
DDR2-667 Min. Max. -- -- --
Unit
Note1)2)3)4)5)6)7)
8)
Exit precharge power-down to any valid command (other than NOP or Deselect) Exit self-refresh to a non-read command Exit self-refresh to read command Write command to DQS associated clock edges
tXP tXSNR tXSRD
WL
2
nCK ns nCK nCK
31)
tRFC +10
200 RL-1
1) For details and notes see the relevant Qimonda component data sheet 2) VDDQ = 1.8 V 0.1V; VDD = 1.8 V 0.1 V. See notes 1)6)1)8) 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue. 4) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. 5) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode. 6) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 7) The output timing reference voltage level is VTT. 8) New units, `tCK.AVG` and `nCK`, are introduced in DDR2-667 and DDR2-800. Unit `tCK.AVG` represents the actual tCK.AVG of the input clock under operation. Unit `nCK` represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, `tCK` is used for both concepts. Example: tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 - Tm) is 2 x tCK.AVG + tERR.2PER(Min). 9) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(6-10per) of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has tERR(6-10PER).MIN = - 272 ps and tERR(6- 10PER).MAX = + 293 ps, then tDQSCK.MIN(DERATED) = tDQSCK.MIN - tERR(6-10PER).MAX = - 400 ps - 293 ps = - 693 ps and tDQSCK.MAX(DERATED) = tDQSCK.MAX - tERR(6-10PER).MIN = 400 ps + 272 ps = + 672 ps. Similarly, tLZ.DQ for DDR2-667 derates to tLZ.DQ.MIN(DERATED) = - 900 ps - 293 ps = - 1193 ps and tLZ.DQ.MAX(DERATED) = 450 ps + 272 ps = + 722 ps. (Caution on the MIN/MAX usage!) 10) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution. 11) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations). 12) tCKE.MIN of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + 2 x tCK + tIH. 13) DAL = WR + RU{tRP(ns) / tCK(ns)}, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For tRP, if the result of the division is not already an integer, round up to the next highest integer. tCK refers to the application clock period. Example: For DDR2-533 at tCK = 3.75 ns with tWR programmed to 4 clocks. tDAL = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks. 14) tDAL.nCK = WR [nCK] + tnRP.nCK = WR + RU{tRP [ps] / tCK.AVG[ps] }, where WR is the value programmed in the EMR. 15) Input waveform timing tDH with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the VIH.DC level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the VIL.DC level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between VIL.DC.MAX and VIH.DC.MIN. See Figure 3. 16) tDQSQ: Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / DQS and associated DQ in any given cycle. 17) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT.PER, tJIT.CC, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not. 18) Input waveform timing tDS with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the VIH.AC level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the VIL.AC level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between Vil(DC)MAX and Vih(DC)MIN. See Figure 3. 19) If tDS or tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed. 20) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / DQS) crossing.
Rev. 1.4, 2007-02 03062006-GD6J-14FP
18
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
21) tHP is the minimum of the absolute half period of the actual input clock. tHP is an input parameter but not an input specification parameter. It is used in conjunction with tQHS to derive the DRAM output timing tQH. The value to be used for tQH calculation is determined by the following equation; tHP = MIN (tCH.ABS, tCL.ABS), where, tCH.ABS is the minimum of the actual instantaneous clock high time; tCL.ABS is the minimum of the actual instantaneous clock low time. 22) tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving (tHZ), or begins driving (tLZ) . 23) Input waveform timing is referenced from the input signal crossing at the VIL.DC level for a rising signal and VIH.DC for a falling signal applied to the device under test. See Figure 4. 24) Input waveform timing is referenced from the input signal crossing at the VIH.AC level for a rising signal and VIL.AC for a falling signal applied to the device under test. See Figure 4. 25) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT.PER, tJIT.CC, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not. 26) tQH = tHP - tQHS, where: tHP is the minimum of the absolute half period of the actual input clock; and tQHS is the specification value under the max column. {The less half-pulse width distortion present, the larger the tQH value is; and the larger the valid data eye will be.} Examples: 1) If the system provides tHP of 1315 ps into a DDR2-667 SDRAM, the DRAM provides tQH of 975 ps minimum. 2) If the system provides tHP of 1420 ps into a DDR2-667 SDRAM, the DRAM provides tQH of 1080 ps minimum. 27) tQHS accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual tHP at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers. 28) tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (tRPST), or begins driving (tRPRE). Figure 2 shows a method to calculate these points when the device is no longer driving (tRPST), or begins driving (tRPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. 29) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT.PER of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has tJIT.PER.MIN = - 72 ps and tJIT.PER.MAX = + 93 ps, then tRPRE.MIN(DERATED) = tRPRE.MIN + tJIT.PER.MIN = 0.9 x tCK.AVG - 72 ps = + 2178 ps and tRPRE.MAX(DERATED) = tRPRE.MAX + tJIT.PER.MAX = 1.1 x tCK.AVG + 93 ps = + 2843 ps. (Caution on the MIN/MAX usage!). 30) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT.DUTY of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has tJIT.DUTY.MIN = - 72 ps and tJIT.DUTY.MAX = + 93 ps, then tRPST.MIN(DERATED) = tRPST.MIN + tJIT.DUTY.MIN = 0.4 x tCK.AVG - 72 ps = + 928 ps and tRPST.MAX(DERATED) = tRPST.MAX + tJIT.DUTY.MAX = 0.6 x tCK.AVG + 93 ps = + 1592 ps. (Caution on the MIN/MAX usage!). 31) For these parameters, the DDR2 SDRAM device is characterized and verified to support tnPARAM = RU{tPARAM / tCK.AVG}, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK.AVG}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2-667 5-5-5, of which tRP = 15 ns, the device will support tnRP = RU{tRP / tCK.AVG} = 5, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter. 32) tWTR is at lease two clocks (2 x tCK) independent of operation frequency.
FIGURE 2
Method for calculating transitions and endpoint
Rev. 1.4, 2007-02 03062006-GD6J-14FP
19
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
FIGURE 3
Differential input waveform timing - tDS and tDS
FIGURE 4
Differential input waveform timing - tlS and tlH
Rev. 1.4, 2007-02 03062006-GD6J-14FP
20
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
TABLE 13
DRAM Component Timing Parameter by Speed Grade - DDR2-533
Parameter Symbol DDR2-533 Min. DQ output access time from CK / CK CAS A to CAS B command period CK, CK high-level width CKE minimum high and low pulse width CK, CK low-level width Auto-Precharge write recovery + precharge time Minimum time clocks remain ON after CKE asynchronously drops LOW DQ and DM input hold time (differential data strobe) Max. +500 -- 0.55 -- 0.55 -- -- -- -- -- +450 -- 300 + 0.25 -- -- -- -- ps Unit Note1)2)3)4)5)
6)7)
tAC tCCD tCH tCKE tCL tDAL tDELAY tDH(base)
-500 2 0.45 3 0.45 WR + tRP
tCK tCK tCK tCK tCK
ns ps ps
8)18)
tIS + tCK + tIH
225 -25 0.35 -450 0.35 -- - 0.25 100 -25 0.2 0.2 MIN. (tCL, tCH) -- 375 0.6 250 2 x tAC.MIN
9)
10)
DQ and DM input hold time (single ended data tDH1(base) strobe) DQ and DM input pulse width (each input) DQS output access time from CK / CK DQS input low (high) pulse width (write cycle) DQS-DQ skew (for DQS & associated DQ signals) Write command to 1st DQS latching transition DQ and DM input setup time (differential data strobe)
11)
tDIPW tDQSCK tDQSL,H tDQSQ tDQSS tDS(base)
tCK
ps
tCK
ps
11)
tCK
ps ps
11)
DQ and DM input setup time (single ended data tDS1(base) strobe) DQS falling edge hold time from CK (write cycle) Clock half period Data-out high-impedance time from CK / CK Address and control input hold time Address and control input pulse width (each input) Address and control input setup time DQ low-impedance time from CK / CK DQS low-impedance from CK / CK Mode register set command cycle time OCD drive mode output delay Data output hold time from DQS Data hold skew factor Average periodic refresh Interval
11)
tDSH
tCK tCK
12)
DQS falling edge to CK setup time (write cycle) tDSS
tHP tHZ tIH(base) tIPW tIS(base) tLZ(DQ) tLZ(DQS) tMRD tOIT tQH tQHS tREFI
tAC.MAX
-- -- --
ps ps
13) 11)
tCK
ps ps ps
11) 14) 14)
tAC.MIN
2 0
tAC.MAX tAC.MAX
-- 12 -- 400 7.8
tCK
ns -- ps s
14)15)
tHP -tQHS
-- --
Rev. 1.4, 2007-02 03062006-GD6J-14FP
21
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Parameter
Symbol
DDR2-533 Min. Max. 3.9 -- -- -- 1.1 0.60 -- -- -- -- 0.60 -- -- -- -- -- -- -- --
Unit
Note1)2)3)4)5)
6)7)
Average periodic refresh Interval Auto-Refresh to Active/Auto-Refresh command period Precharge-All (4 banks) command period Precharge-All (8 banks) command period Read preamble Read postamble Active bank A to Active bank B command period Active bank A to Active bank B command period Internal Read to Precharge command delay Write preamble Write postamble Write recovery time for write without AutoPrecharge Internal Write to Read command delay Exit power down to any valid command (other than NOP or Deselect) Exit active power-down mode to Read command (slow exit, lower power) Exit precharge power-down to any valid command (other than NOP or Deselect) Exit Self-Refresh to non-Read command Exit Self-Refresh to Read command Write recovery time for write with AutoPrecharge
tREFI tRFC tRP tRP tRPRE tRPST tRRD tRRD tRTP tWPRE tWPST tWR tWTR tXARD tXARDS tXP tXSNR tXSRD
WR
-- --
s ns ns ns
16)18) 17)
tRP + 1tCK
15 + 1tCK 0.9 0.40 7.5 10 7.5 0.25 0.40 15 7.5 2 6 - AL 2
tCK tCK
ns ns ns
14) 14) 14)18)
16)22)
tCK tCK
ns ns
19)
20) 21)
tCK tCK tCK
ns
21)
tRFC +10
200
tWR/tCK
tCK tCK
22)
1) For details and notes see the relevant Qimonda component data sheet. 2) VDDQ = 1.8 V 0.1 V; VDD = 1.8 V 0.1 V. See notes 1)6)1)8) 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue. 4) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. 5) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode. 6) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 7) The output timing reference voltage level is VTT. 8) For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MR. 9) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. 10) For timing definition, refer to the Component data sheet. 11) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle. 12) MIN (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH).
Rev. 1.4, 2007-02 03062006-GD6J-14FP
22
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
13) The tHZ, tRPST and tLZ, tRPRE parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (tHZ, tRPST), or begins driving (tLZ, tRPRE). tHZ and tLZ transitions occur in the same access time windows as valid data transitions.These parameters are verified by design and characterization, but not subject to production test. 14) The Auto-Refresh command interval has be reduced to 3.9 s when operating the DDR2 DRAM in a temperature range between 85 C and 95 C. 15) 0 C TCASE 85 C 16) 85 C < TCASE 95 C 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device. 18) The tRRD timing parameter depends on the page size of the DRAM organization. See Table 2 "Ordering Information for RoHS Compliant Products" on Page 4. 19) The maximum limit for the tWPST parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly. 20) Minimum tWTR is two clocks when operating the DDR2-SDRAM at frequencies 200 z. 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active powerdown mode" (MR, A12 = "0") a fast power-down exit timing tXARD can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing tXARDS has to be satisfied. 22) WR must be programmed to fulfill the minimum requirement for the tWR timing parameter, where WRMIN[cycles] = tWR(ns)/tCK(ns) rounded up to the next integer value. tDAL = WR + (tRP/tCK). For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MRS.
TABLE 14
DRAM Component Timing Parameter by Speed Grade - DDR2 - 400
Parameter Symbol DDR2-400 Min. DQ output access time from CK / CK CAS A to CAS B command period CK, CK high-level width CKE minimum high and low pulse width CK, CK low-level width Auto-Precharge write recovery + precharge time Minimum time clocks remain ON after CKE asynchronously drops LOW DQ and DM input hold time (differential data strobe) Max. +600 -- 0.55 -- 0.55 -- -- -- -- -- +500 -- 350 + 0.25 -- -- ps Unit Note1)2)3)4)5)
6)7)
tAC tCCD tCH tCKE tCL tDAL tDELAY tDH(base)
-600 2 0.45 3 0.45 WR + tRP
tCK tCK tCK tCK tCK
ns ps ps
8)21)
tIS + tCK + tIH
275 -25 0.35 -500 0.35 -- - 0.25 150 -25
9)
10)
DQ and DM input hold time (single ended data tDH1(base) strobe) DQ and DM input pulse width (each input) DQS output access time from CK / CK DQS input low (high) pulse width (write cycle) DQS-DQ skew (for DQS & associated DQ signals) DQ and DM input setup time (differential data strobe) DQ and DM input setup time (single ended data strobe)
11)
tDIPW tDQSCK tDQSL,H tDQSQ
tCK
ps
tCK
ps
11)
Write command to 1st DQS latching transition tDQSS
tCK
ps ps
11)
tDS(base) tDS1(base)
11)
Rev. 1.4, 2007-02 03062006-GD6J-14FP
23
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Parameter
Symbol
DDR2-400 Min. Max. -- --
Unit
Note1)2)3)4)5)
6)7)
DQS falling edge hold time from CK (write cycle) Clock half period Data-out high-impedance time from CK / CK Address and control input hold time Address and control input pulse width (each input) Address and control input setup time DQ low-impedance time from CK / CK DQS low-impedance from CK / CK Mode register set command cycle time OCD drive mode output delay Data output hold time from DQS Data hold skew factor Average periodic refresh Interval Average periodic refresh Interval Auto-Refresh to Active/Auto-Refresh command period Precharge-All (4 banks) command period Precharge-All (8 banks) command period Read preamble Read postamble Active bank A to Active bank B command period Active bank A to Active bank B command period Internal Read to Precharge command delay Write preamble Write postamble Write recovery time for write without AutoPrecharge Internal Write to Read command delay Exit power down to any valid command (other than NOP or Deselect) Exit active power-down mode to Read command (slow exit, lower power) Exit precharge power-down to any valid command (other than NOP or Deselect) Exit Self-Refresh to non-Read command
tDSH
0.2 0.2 MIN. (tCL, tCH) -- 475 0.6 350 2 x tAC.MIN
tCK tCK
--
12) 13) 11)
DQS falling edge to CK setup time (write cycle) tDSS
tHP tHZ tIH(base) tIPW tIS(base) tLZ(DQ) tLZ(DQS) tMRD tOIT tQH tQHS tREFI tREFI
--
tAC.MAX
-- -- --
ps ps
tCK
ps ps ps
11) 14) 14)
tAC.MIN
2 0
tAC.MAX tAC.MAX
-- 12 -- 450 7.8 3.9 -- -- -- 1.1 0.60 -- -- -- -- 0.60 -- -- -- -- -- --
tCK
ns -- ps s s ns ns ns
14)15) 16)18) 17)
tHP -tQHS
-- -- -- --
tRP tRP tRPRE tRPST tRRD tRRD tRTP tWPRE tWPST tWR tWTR tXARD tXARDS tXP tXSNR
tRP + 1tCK
15 + 1tCK 0.9 0.40 7.5 10 7.5 0.25 0.40 15 10 2 6 - AL 2
tCK tCK
ns ns ns
14) 14) 14)18)
16)22)
tCK tCK
ns ns
19)
20) 21)
tCK tCK tCK
ns
21)
tRFC +10
Rev. 1.4, 2007-02 03062006-GD6J-14FP
24
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Parameter
Symbol
DDR2-400 Min. Max. -- --
Unit
Note1)2)3)4)5)
6)7)
Exit Self-Refresh to Read command Write recovery time for write with AutoPrecharge
tXSRD
WR
200
tWR/tCK
tCK tCK
22)
1) For details and notes see the relevant Qimonda component data sheet. 2) VDDQ = 1.8 V 0.1 V; VDD = 1.8 V 0.1 V. See notes 1)6)1)8) 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue. 4) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. 5) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode. 6) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 7) The output timing reference voltage level is VTT. 8) For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MR. 9) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. 10) For timing definition, refer to the Component data sheet. 11) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle. 12) MIN (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH). 13) The tHZ, tRPST and tLZ, tRPRE parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (tHZ, tRPST), or begins driving (tLZ, tRPRE). tHZ and tLZ transitions occur in the same access time windows as valid data transitions.These parameters are verified by design and characterization, but not subject to production test. 14) The Auto-Refresh command interval has be reduced to 3.9 s when operating the DDR2 DRAM in a temperature range between 85 C and 95 C. 15) 0 C TCASE 85 C 16) 85 C < TCASE 95 C 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device. 18) The tRRD timing parameter depends on the page size of the DRAM organization. See Table 2 "Ordering Information for RoHS Compliant Products" on Page 4. 19) The maximum limit for the tWPST parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly. 20) Minimum tWTR is two clocks when operating the DDR2-SDRAM at frequencies 200 z. 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active powerdown mode" (MR, A12 = "0") a fast power-down exit timing tXARD can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing tXARDS has to be satisfied. 22) WR must be programmed to fulfill the minimum requirement for the tWR timing parameter, where WRMIN[cycles] = tWR(ns)/tCK(ns) rounded up to the next integer value. tDAL = WR + (tRP/tCK). For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MRS.
Rev. 1.4, 2007-02 03062006-GD6J-14FP
25
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
3.3.3
ODT AC Electrical Characteristics
TABLE 15
ODT AC Characteristics and Operating Conditions for DDR2-667
Symbol
Parameter / Condition
Values Min. Max. 2
Unit
Note
tAOND tAON tAONPD tAOFD tAOF tAOFPD tANPD tAXPD
ODT turn-on delay ODT turn-on ODT turn-on (Power-Down Modes) ODT turn-off delay ODT turn-off ODT turn-off (Power-Down Modes) ODT to Power Down Mode Entry Latency ODT Power Down Exit Latency
2
nCK
ns ns
1) 1)2) 1) 1) 1)3) 1) 1) 1)
tAC.MIN tAC.MIN + 2 ns
2.5
tAC.MAX + 0.7 ns 2 tCK + tAC.MAX + 1 ns
2.5
nCK
ns ns
tAC.MIN tAC.MIN + 2 ns
3 8
tAC.MAX + 0.6 ns 2.5 tCK + tAC.MAX + 1 ns
-- --
nCK nCK
1) New units, "tCK.AVG" and "nCK", are introduced in DDR2-667 and DDR2-800. Unit "tCK.AVG" represents the actual tCK.AVG of the input clock under operation. Unit "nCK" represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, "tCK" is used for both concepts. Example: tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 - Tm) is 2 x tCK.AVG + tERR.2PER(Min). 2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from tAOND, which is interpreted differently per speed bin. For DDR2-667/800, tAOND is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges. 3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD, which is interpreted differently per speed bin. For DDR2-667/800, if tCK(avg) = 3 ns is assumed, tAOFD is 1.5 ns (= 0.5 x 3 ns) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.
Rev. 1.4, 2007-02 03062006-GD6J-14FP
26
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
TABLE 16
ODT AC Characteristics and Operating Conditions for DDR2-533 & DDR2-400
Symbol Parameter / Condition Values Min. Max. 2 Unit Note
tAOND tAON tAONPD tAOFD tAOF tAOFPD tANPD tAXPD
ODT turn-on delay ODT turn-on ODT turn-on (Power-Down Modes) ODT turn-off delay ODT turn-off ODT turn-off (Power-Down Modes) ODT to Power Down Mode Entry Latency ODT Power Down Exit Latency
2
tCK
ns ns
1)
tAC.MIN tAC.MIN + 2 ns
2.5
tAC.MAX + 1 ns 2 tCK + tAC.MAX + 1 ns
2.5
tCK
ns ns
2)
tAC.MIN tAC.MIN + 2 ns
3 8
tAC.MAX + 0.6 ns 2.5 tCK + tAC.MAX + 1 ns
-- --
tCK tCK
1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from tAOND, which is interpreted differently per speed bin. For DDR2-400/533, tAOND is 10 ns (= 2 x 5 ns) after the clock edge that registered a first ODT HIGH if tCK = 5 ns. 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD. Both are measured from tAOFD, which is interpreted differently per speed bin. For DDR2-400/533, tAOFD is 12.5 ns (= 2.5 x 5 ns) after the clock edge that registered a first ODT HIGH if tCK = 5 ns.
3.4
Currents Specifications and Conditions
TABLE 17
IDD Measurement Conditions
Parameter
Symbol Note
1)2)3)4)5)6)
Operating Current 0 IDD0 One bank Active - Precharge; tCK = tCK.MIN, tRC = tRC.MIN, tRAS = tRAS.MIN, CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING. Operating Current 1 One bank Active - Read - Precharge; IOUT = 0 mA, BL = 4, tCK = tCK.MIN, tRC = tRC.MIN, tRAS = tRAS.MIN, tRCD = tRCD.MIN, AL = 0, CL = CLMIN; CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING.
IDD1
Precharge Standby Current IDD2N All banks idle; CS is HIGH; CKE is HIGH; tCK = tCK.MIN; Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING. Precharge Power-Down Current Other control and address inputs are STABLE, Data bus inputs are FLOATING. Precharge Quiet Standby Current All banks idle; CS is HIGH; CKE is HIGH; tCK = tCK.MIN; Other control and address inputs are STABLE, Data bus inputs are FLOATING.
IDD2P IDD2Q
Rev. 1.4, 2007-02 03062006-GD6J-14FP
27
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Parameter Active Standby Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CLMIN; tCK = tCK.MIN; tRAS = tRAS.MAX, tRP = tRP.MIN; CKE is HIGH, CS is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; IOUT = 0 mA.
Symbol Note
1)2)3)4)5)6)
IDD3N
Active Power-Down Current IDD3P(0) All banks open; tCK = tCK.MIN, CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to LOW (Fast Power-down Exit); Active Power-Down Current IDD3P(1) All banks open; tCK = tCK.MIN, CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to HIGH (Slow Power-down Exit); Operating Current Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CLMIN; tCK = tCK.MIN; tRAS = tRAS.MAX., tRP = tRP.MAX; CKE is HIGH, CS is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; Burst Refresh Current tCK = tCK.MIN., Refresh command every tRFC = tRFC.MIN interval, CKE is HIGH, CS is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING. Distributed Refresh Current tCK = tCK.MIN., Refresh command every tRFC = tREFI interval, CKE is LOW and CS is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.
IDD4W
IDD5B
IDD5D
Self-Refresh Current IDD6 CKE 0.2 V; external clock off, CK and CK at 0 V; Other control and address inputs are FLOATING, Data bus inputs are FLOATING. IDD6 current values are guaranteed up to TCASE of 85 C max. All Bank Interleave Read Current IDD7 All banks are being interleaved at minimum tRC without violating tRRD using a burst length of 4. Control and address bus inputs are STABLE during DESELECTS. Iout = 0 mA. 1) VDDQ = 1.8 V 0.1 V; VDD = 1.8 V 0.1 V 2) IDD specifications are tested after the device is properly initialized and IDD parameter are specified with ODT disabled. 3) Definitions for IDD see Table 18 4) IDD1, IDD4R and IDD7 current measurements are defined with the outputs disabled (IOUT = 0 mA). To achieve this on module level the output
buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH. 5) For two rank modules: for all active current measurements the other rank is in Precharge Power-Down Mode IDD2P 6) For details and notes see the relevant Qimonda component data sheet
TABLE 18
Definitions for IDD
Parameter LOW STABLE FLOATING SWITCHING Description
VIN VIL(ac).MAX, HIGH is defined as VIN VIH(ac).MIN
inputs are stable at a HIGH or LOW level inputs are VREF = VDDQ /2 inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ signals not including mask or strobes
Rev. 1.4, 2007-02 03062006-GD6J-14FP
28
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
TABLE 19
IDD Specification for HYS72T[128/256]00xHR-[3S/3.7/5]-A
HYS72T256000HR-3.7-A HYS72T256000HR-3S-A HYS72T128001HR-5-A HYS72T256000HR-5-A Product Type Unit Note1)
Organization
2 GByte 1 Rank x72 -3S
2 GByte 1 Rank x72 -3.7 Max. 1850 2030 1330 630 910 1400 860 660 3100 3020 3830 680 144 4640
1 GByte 1 Rank x72 -5 Max. 910 1000 590 340 530 640 440 360 1310 1270 1900 370 72 2120
2 GByte 1 Rank x72 -5 Max. 1670 1850 1040 530 910 1130 910 730 2480 2390 3650 590 144 4100 mA mA mA mA mA mA mA mA mA mA mA mA mA mA
2) 2) 3) 3) 3) 3) 3)4) 3)5) 2) 2) 2) 3)6) 3)6) 3)
Symbol
Max. 2130 2490 1680 720 1320 1770 470 720 4200 4200 4200 720 108 5190
IDD0 IDD1 IDD2N IDD2P IDD2Q IDD3N IDD3P.MRS=0 IDD3P.MRS=1 IDD4R IDD4W IDD5B IDD5D IDD6 IDD7
1) Module IDD is calculated on the basis of component IDD and includes currents of Registers and PLL. ODT disabled. IDD1, IDD4R and IDD7 are defined with the outputs disabled. 2) The other rank is in IDD2P Percharge Power-Down mode 3) Both ranks are in the same IDD current mode 4) Fast: MRS(12)=0 5) Slow: MRS(12)=1 6) Values for 0 C TCASE 85 C
Rev. 1.4, 2007-02 03062006-GD6J-14FP
29
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
4
SPD Codes
This chapter lists all hexadecimal byte values stored in the EEPROM of the products described in this data sheet. SPD stands for serial presence detect. All values with XX in the table are module specific bytes which are defined during production. List of SPD Code Tables * Table 20 "HYS72T[128/256]00xHR-[3S/3.7/5]-A" on Page 30
TABLE 20
HYS72T[128/256]00xHR-[3S/3.7/5]-A
HYS72T256000HR-3S-A HYS72T128001HR-5-A HYS72T256000HR-5-A 2 GByte x72 1 Rank (x4) PC2- 3200R-333 Rev. 1.1 HEX 80 08 08 0E 0B 60 48 00 05 50 60 02 82 04 Product Type HYS72T256000HR-3.7-A 2 GByte x72 1 Rank (x4) PC2- 4200R-444 Rev. 1.1 HEX 80 08 08 0E 0B 60 48 00 05 3D 50 02 82 04
Organization
2 GByte x72 1 Rank (x4)
1 GByte x72 1 Rank (x8) PC2- 3200R-333 Rev. 1.2 HEX 80 08 08 0E 0A 60 48 00 05 50 60 02 82 08
Label Code JEDEC SPD Revision Byte# 0 1 2 3 4 5 6 7 8 9 10 11 12 13 Description Programmed SPD Bytes in EEPROM Total number of Bytes in EEPROM Memory Type (DDR2) Number of Row Addresses Number of Column Addresses DIMM Rank and Stacking Information Data Width Not used Interface Voltage Level
PC2- 5300R-555 Rev. 1.2 HEX 80 08 08 0E 0B 60 48 00 05 30 45 02 82 04
tCK @ CLMAX (Byte 18) [ns] tAC SDRAM @ CLMAX (Byte 18) [ns]
Error Correction Support (non-ECC, ECC) Refresh Rate and Type Primary SDRAM Width
Rev. 1.4, 2007-02 03062006-GD6J-14FP
30
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
HYS72T256000HR-3S-A
HYS72T128001HR-5-A
Organization
2 GByte x72 1 Rank (x4)
2 GByte x72 1 Rank (x4) PC2- 4200R-444 Rev. 1.1 HEX 04 00 0C 08 38 00 01 05 01 3D 50 50 60 3C 1E 3C 2D 02 25 37 10 22 3C 1E 1E 00
1 GByte x72 1 Rank (x8) PC2- 3200R-333 Rev. 1.2 HEX 08 00 0C 08 38 00 01 04 01 50 60 50 60 3C 1E 3C 28 01 35 47 15 27 3C 28 1E 00
2 GByte x72 1 Rank (x4) PC2- 3200R-333 Rev. 1.1 HEX 04 00 0C 08 38 00 01 05 01 50 60 50 60 3C 1E 3C 28 02 35 47 15 27 3C 28 1E 00
Label Code JEDEC SPD Revision Byte# 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 Description Error Checking SDRAM Width Not used Burst Length Supported Number of Banks on SDRAM Device Supported CAS Latencies DIMM Mechanical Characteristics DIMM Type Information DIMM Attributes Component Attributes
PC2- 5300R-555 Rev. 1.2 HEX 04 00 0C 08 38 01 01 05 03 3D 50 50 60 3C 1E 3C 2D 02 20 27 10 17 3C 1E 1E 00
tCK @ CLMAX -1 (Byte 18) [ns] tAC SDRAM @ CLMAX -1 [ns] tCK @ CLMAX -2 (Byte 18) [ns] tAC SDRAM @ CLMAX -2 [ns] tRP.MIN [ns] tRRD.MIN [ns] tRCD.MIN [ns] tRAS.MIN [ns]
Module Density per Rank
tAS.MIN and tCS.MIN [ns] tAH.MIN and tCH.MIN [ns] tDS.MIN [ns] tDH.MIN [ns] tWR.MIN [ns] tWTR.MIN [ns] tRTP.MIN [ns]
Analysis Characteristics
Rev. 1.4, 2007-02 03062006-GD6J-14FP
31
HYS72T256000HR-5-A
Product Type
HYS72T256000HR-3.7-A
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
HYS72T256000HR-3S-A
HYS72T128001HR-5-A
Organization
2 GByte x72 1 Rank (x4)
2 GByte x72 1 Rank (x4) PC2- 4200R-444 Rev. 1.1 HEX 06 3C 7F 80 1E 28 0F 51 60 37 1D 23 1E 1F 16 43 22 2A C4 8C 61 78 11 A4 7F 7F
1 GByte x72 1 Rank (x8) PC2- 3200R-333 Rev. 1.2 HEX 06 37 7F 80 23 2D 0F 51 60 33 1A 23 18 18 16 35 21 25 C4 8C 59 5C 12 D8 7F 7F
2 GByte x72 1 Rank (x4) PC2- 3200R-333 Rev. 1.1 HEX 06 37 7F 80 23 2D 0F 51 60 33 1A 23 18 18 16 35 21 25 C4 8C 59 5C 11 D2 7F 7F
Label Code JEDEC SPD Revision Byte# 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 Description
PC2- 5300R-555 Rev. 1.2 HEX 06 3C 7F 80 18 22 0F 50 58 37 21 21 24 23 17 4A 21 28 C4 8C 68 94 12 8F 7F 7F
tRC and tRFC Extension tRC.MIN [ns] tRFC.MIN [ns] tCK.MAX [ns] tDQSQ.MAX [ns] tQHS.MAX [ns]
PLL Relock Time
TCASE.MAX Delta / T4R4W Delta
Psi(T-A) DRAM T0 (DT0) T2N (DT2N, UDIMM) or T2Q (DT2Q, RDIMM) T2P (DT2P) T3N (DT3N) T3P.fast (DT3P fast) T3P.slow (DT3P slow) T4R (DT4R) / T4R4W Sign (DT4R4W) T5B (DT5B) T7 (DT7) Psi(ca) PLL Psi(ca) REG TPLL (DTPLL) TREG (DTREG) / Toggle Rate SPD Revision Checksum of Bytes 0-62 Manufacturer's JEDEC ID Code (1) Manufacturer's JEDEC ID Code (2)
Rev. 1.4, 2007-02 03062006-GD6J-14FP
32
HYS72T256000HR-5-A
Product Type
HYS72T256000HR-3.7-A
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
HYS72T256000HR-3S-A
HYS72T128001HR-5-A
Organization
2 GByte x72 1 Rank (x4)
2 GByte x72 1 Rank (x4) PC2- 4200R-444 Rev. 1.1 HEX 7F 7F 7F 51 00 00 xx 37 32 54 32 35 36 30 30 30 48 52 33 2E 37 41 20 20 20 5x
1 GByte x72 1 Rank (x8) PC2- 3200R-333 Rev. 1.2 HEX 7F 7F 7F 51 00 00 xx 37 32 54 31 32 38 30 30 31 48 52 35 41 20 20 20 20 20 3x
2 GByte x72 1 Rank (x4) PC2- 3200R-333 Rev. 1.1 HEX 7F 7F 7F 51 00 00 xx 37 32 54 32 35 36 30 30 30 48 52 35 41 20 20 20 20 20 5x
Label Code JEDEC SPD Revision Byte# 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 Description Manufacturer's JEDEC ID Code (3) Manufacturer's JEDEC ID Code (4) Manufacturer's JEDEC ID Code (5) Manufacturer's JEDEC ID Code (6) Manufacturer's JEDEC ID Code (7) Manufacturer's JEDEC ID Code (8) Module Manufacturer Location Product Type, Char 1 Product Type, Char 2 Product Type, Char 3 Product Type, Char 4 Product Type, Char 5 Product Type, Char 6 Product Type, Char 7 Product Type, Char 8 Product Type, Char 9 Product Type, Char 10 Product Type, Char 11 Product Type, Char 12 Product Type, Char 13 Product Type, Char 14 Product Type, Char 15 Product Type, Char 16 Product Type, Char 17 Product Type, Char 18 Module Revision Code
PC2- 5300R-555 Rev. 1.2 HEX 7F 7F 7F 51 00 00 xx 37 32 54 32 35 36 30 30 30 48 52 33 53 41 20 20 20 20 5x
Rev. 1.4, 2007-02 03062006-GD6J-14FP
33
HYS72T256000HR-5-A
Product Type
HYS72T256000HR-3.7-A
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
HYS72T256000HR-3S-A
HYS72T128001HR-5-A
Organization
2 GByte x72 1 Rank (x4)
2 GByte x72 1 Rank (x4) PC2- 4200R-444 Rev. 1.1 HEX xx xx xx xx 00 FF
1 GByte x72 1 Rank (x8) PC2- 3200R-333 Rev. 1.2 HEX xx xx xx xx 00 FF
2 GByte x72 1 Rank (x4) PC2- 3200R-333 Rev. 1.1 HEX xx xx xx xx 00 FF
Label Code JEDEC SPD Revision Byte# 92 93 94 95 - 98 128 255 Description Test Program Revision Code Module Manufacturing Date Year Module Manufacturing Date Week Module Serial Number Blank for customer use
PC2- 5300R-555 Rev. 1.2 HEX xx xx xx xx 00 FF
99 - 127 Not used
Rev. 1.4, 2007-02 03062006-GD6J-14FP
34
HYS72T256000HR-5-A
Product Type
HYS72T256000HR-3.7-A
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
5
Package Outlines
FIGURE 5
Package Outline Raw Card A L-DIM-240-11
Rev. 1.4, 2007-02 03062006-GD6J-14FP
35
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
FIGURE 6
Package Outline Raw Card C L-DIM-240-13
Rev. 1.4, 2007-02 03062006-GD6J-14FP
36
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
6
Product Type Nomenclature (DDR2 DRAMs and DIMMs)
field number. The detailed field description together with possible values and coding explanation is listed for modules in Table 22 and for components in Table 23.
Qimonda's nomenclature uses simple coding combined with some propriatory coding. Table 21 provides examples for module and component product type number as well as the
TABLE 21
Nomenclature Fields and Examples
Example for Field Number 1 Micro-DIMM DDR2 DRAM HYS HYB 2 64 18 3 T T 4 64/128 5 0 6 2 7 0 0 8 K A 9 M C 10 -5 -5 11 -A --
512/1G 16
TABLE 22
DDR2 DIMM Nomenclature
Field 1 2 3 4 Description Qimonda Module Prefix Module Data Width [bit] DRAM Technology Memory Density per I/O [Mbit]; Module Density1) Values HYS 64 72 T 32 64 128 256 512 5 6 7 8 9 Raw Card Generation Number of Module Ranks Product Variations Package, Lead-Free Status Module Type 0 .. 9 0, 2, 4 0 .. 9 A .. Z D M R U F Coding Constant Non-ECC ECC DDR2 256 MByte 512 MByte 1 GByte 2 GByte 4 GByte Look up table 1, 2, 4 Look up table Look up table SO-DIMM Micro-DIMM Registered Unbuffered Fully Buffered
Rev. 1.4, 2007-02 03062006-GD6J-14FP
37
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Field 10
Description Speed Grade
Values -2.5F -2.5 -3 -3S -3.7 -5
Coding PC2-6400 5-5-5 PC2-6400 6-6-6 PC2-5300 4-4-4 PC2-5300 5-5-5 PC2-4200 4-4-4 PC2-3200 3-3-3 First Second
11
Die Revision
-A -B
1) Multiplying "Memory Density per I/O" with "Module Data Width" and dividing by 8 for Non-ECC and 9 for ECC modules gives the overall module memory density in MBytes as listed in column "Coding".
TABLE 23
DDR2 DRAM Nomenclature
Field 1 2 3 4 Description Qimonda Component Prefix Interface Voltage [V] DRAM Technology Component Density [Mbit] Values HYB 18 T 256 512 1G 2G 5+6 Number of I/Os 40 80 16 7 8 9 10 Product Variations Die Revision Package, Lead-Free Status Speed Grade 0 .. 9 A B C F -25F -2.5 -3 -3S -3.7 -5 Coding Constant SSTL_18 DDR2 256 Mbit 512 Mbit 1 Gbit 2 Gbit x4 x8 x16 Look up table First Second FBGA, lead-containing FBGA, lead-free DDR2-800 5-5-5 DDR2-800 6-6-6 DDR2-667 4-4-4 DDR2-667 5-5-5 DDR2-533 4-4-4 DDR2-400 3-3-3
Rev. 1.4, 2007-02 03062006-GD6J-14FP
38
Internet Data Sheet
HYS72T[128/256]00xHR-[3S/3.7/5]-A Registered DDR2 SDRAM Modules
Table of Contents
1 1.1 1.2 2 2.1 3 3.1 3.2 3.3 3.3.1 3.3.2 3.3.3 3.4 4 5 6 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . DC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Speed Grades Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ODT AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Currents Specifications and Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 14 15 16 16 16 26 27
SPD Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Product Type Nomenclature (DDR2 DRAMs and DIMMs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Rev. 1.4, 2007-02 03062006-GD6J-14FP
39
Internet Data Sheet
Edition 2007-02 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 Munchen, Germany (c) Qimonda AG 2007. All Rights Reserved. Legal Disclaimer The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office. Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office. Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. www.qimonda.com

▲Up To Search▲

Price & Availability of HYB18T1G400AF

	To Download HYB18T1G400AF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .